



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|---|-----------------|-------------------------|---------------------|------------------|
| 09/699,077 | 10/27/2000 | Masahiro Ishida | KPO089 | 9031 |
| 25271 | 7590 03/14/2005 | | EXAMINER | |
| GALLAGHER & LATHROP, A PROFESSIONAL CORPORATION 601 CALIFORNIA ST | | | SHARON, AYAL I | |
| SUITE 1111 | | | ART UNIT | PAPER NUMBER |
| SAN FRANCISCO, CA 94108 | | | 2123 | · · · · · · |
| | | DATE MAILED: 03/14/2005 | | |

Please find below and/or attached an Office communication concerning this application or proceeding.

Advisory Action Before the Filing of an Appeal Brief

| Application No. | Applicant(s) | |
|-----------------|---------------|--|
| 09/699,077 | ISHIDA ET AL. | |
| Examiner | Art Unit | |
| Ayal I Sharon | 2123 | |

| | Ayal I Sharon | 2123 | |
|---|--|--|---|
| The MAILING DATE of this communication appe | ars on the cover sheet with the c | orrespondence add | ress |
| THE REPLY FILED 03 February 2005 FAILS TO PLACE THIS | APPLICATION IN CONDITION FO | R ALLOWANCE. | |
| The reply was filed after a final rejection, but prior to filing must timely file one of the following replies: (1) an amend condition for allowance; (2) a Notice of Appeal (with appe Examination (RCE) in compliance with 37 CFR 1.114. The The period for reply expires 3 months from the mailing date of this A no event, however, will the statutory period for reply expire is Examiner Note: If box 1 is checked, check either box (a) or examiner Note: | ment, affidavit, or other evidence, was fee) in compliance with 37 CFR enter enter enter enter the enter ent | which places the appli 41.31; or (3) a Reque the following time perion in the final rejection, who g date of the final rejection | ication in st for Continued ods: ichever is later. In on. |
| TWO MONTHS OF THE FINAL REJECTION. See MPEP 7 | | | |
| Extensions of time may be obtained under 37 CFR 1.136(a). The date have been filed is the date for purposes of determining the period of ex under 37 CFR 1.17(a) is calculated from: (1) the expiration date of the set forth in (b) above, if checked. Any reply received by the Office later may reduce any earned patent term adjustment. See 37 CFR 1.704(b) NOTICE OF APPEAL | tension and the corresponding amount shortened statutory period for reply origing than three months after the mailing da | of the fee. The appropri inally set in the final Office | iate extension fee ce action; or (2) as |
| 2. The reply was filed after the date of filing a Notice of Appe | eal, but prior to the date of filing an | appeal brief. The Not | ice of Appeal |
| was filed on A brief in compliance with 37 CFR 4 Appeal (37 CFR 41.37(a)), or any extension thereof (37 Chas been filed, any reply must be filed within the time per AMENDMENTS | 1.37 must be filed within two month CFR 41.37(e)), to avoid dismissal of | is of the date of filing t | the Notice of |
| | | | |
| The proposed amendment(s) filed after a final rejection, (a) They raise new issues that would require further co | • | | ecause |
| (b) They raise the issue of new matter (see NOTE belo | | TE Delowy, | |
| (c) They are not deemed to place the application in bet | • | ducing or simplifying | the issues for |
| appeal; and/or (d) ☐ They present additional claims without canceling a | corresponding number of finally rei | acted claims | |
| NOTE: (See 37 CFR 1.116 and 41.33(a)). | | cotou ciaims. | |
| 4. The amendments are not in compliance with 37 CFR 1.1. | | mnliant Amendment | (PTOL-324) |
| 5. Applicant's reply has overcome the following rejection(s) | | inpliant Amondment | (I TOL-024). |
| 6. Newly proposed or amended claim(s) would be all | | timely filed amendme | ent canceling the |
| non-allowable claim(s). | evidence in decriminad in a doparato, | amonamo | an cancoming the |
| 7. For purposes of appeal, the proposed amendment(s): a) how the new or amended claims would be rejected is protected. The status of the claim(s) is (or will be) as follows: Claim(s) allowed: Claim(s) objected to: Claim(s) rejected: Claim(s) withdrawn from consideration: | will not be entered, or b) will will will will will will will | i be entered and an e | explanation of |
| AFFIDAVIT OR OTHER EVIDENCE | | | |
| The affidavit or other evidence filed after a final action, bu because applicant failed to provide a showing of good and was not earlier presented. See 37 CFR 1.116(e). | it before or on the date of filing a No d sufficient reasons why the affidav | otice of Appeal will <u>no</u> it or other evidence is | t be entered necessary and |
| 9. The affidavit or other evidence filed after the date of filing entered because the affidavit or other evidence failed to calculate showing a good and sufficient reasons why it is necessary. | overcome <u>all</u> rejections under appea y and was not earlier presented. S | al and/or appellant fai ee 37 CFR 41.33(d)(1 | ils to provide a 1). |
| 10. The affidavit or other evidence is entered. An explanation REQUEST FOR RECONSIDERATION/OTHER | n of the status of the claims after e | ntry is below or attach | ied. |
| The request for reconsideration has been considered bu See Continuation Sheet. | t does NOT place the application in | n condition for allowar | nce because: |
| 12. Note the attached Information Disclosure Statement(s). | (PTO/SB/08 or PTO-1449) Paper N | lo(s) | |
| 13. Other: | | | |
| | | | |
| | | | |

Application/Control Number: 09/699,077 Page 2

Art Unit: 2123

ADVISORY ACTION

 The Request for Reconsideration has been considered but does NOT place the application in condition for allowance.

- Applicants requested in the After-Final Request for Reconsideration (filed 2/3/05, p.4, last paragraph) that the Examiner "explain where the TSPC [transient power supply current] testing method is disclosed".
 - a. Examiner refers the applicants to the abstract of the Cole reference, which teaches the following:
 - "The apparatus provides an operating voltage, V_{DD} , to an IC under test and measures a transient voltage component, V_{DDT} , signal that is produced in response to switching transients that occur as test vectors are provided as inputs to the IC."
 - b. Moreover, as cited in the rejection of Claim 1 in the previous Office Action,
 the Cole reference (col.3, lines 35-46) teaches the following:
 - "... toggling the IC between logic states by providing a vector set of voltage inputs to input pins of the IC ... and identifying ICs having defects or failure mechanisms therein by determining whether the transient voltage component, V_{DDT} exceeds a known value. The known value can be derived from measurements of one or more defect-free ICs using the present invention, or derived from numerical modeling of electrical characteristics of the IC (i.e. from modeling of a design for the IC)."
 - c. Examiner found, in the previous Office Action, that the "transient voltage component V_{DDT}" testing method corresponds to the Applicant's claimed "transient power supply current" testing method.
 - d. Examiner notes that current and voltage are inherently interchangeable
 via Ohm's law (V=IR).

Application/Control Number: 09/699,077 Page 3

Art Unit: 2123

3. Applicants also requested in the After-Final Request for Reconsideration (filed 2/3/05, p.4, last paragraph) that the Examiner "explain ... what feature is the claimed list of detectable faults, and what feature is believed to generates this list."

- a. As stated in the rejection of Claim 2 in the previous Office Action, the Cole reference (col.3, lines 35-46) teaches the following:
 - "... toggling the IC between logic states by providing a vector set of voltage inputs to input pins of the IC ... and identifying ICs having defects or failure mechanisms therein by determining whether the transient voltage component, V_{DDT} exceeds a known value. The known value can be derived from measurements of one or more defect-free ICs using the present invention, or derived from numerical modeling of electrical characteristics of the IC (i.e. from modeling of a design for the IC)."
- b. Examiner interprets that Cole's "... identifying ICs having defects or failed mechanisms therein ..." corresponds to the Applicants' claimed limitation of "... generating a list of faults, which are detectable by a transient power supply current testing ..."
- c. The feature in Cole that generates Cole's list of "...ICs having defects or failed mechanism" is "determining whether the transient voltage component, Vddt exceeds a known value."
- 4. In regards to Claims 11 and 12, the rejection in the previous Office Action stated that:

The Carmichael reference teaches the insertion of assumed faults into the semiconductor IC (see Section II.A. "Simulation Process"), as well as applying the test pattern is applied to the semiconductor IC with the assumed fault inserted therein (see Section III.A. "Switching Regulator Example"), deciding whether the assumed fault is detectable (see Section III.A. "Switching Regulator Example"), and generating a fault list in which

Application/Control Number: 09/699,077

Art Unit: 2123

the detectable faults are registered (see Section III.A. "Switching Regulator Example").

Examiner finds that the "diagnostic test strategy" taught in Section III.A corresponds to the Applicants' "technique that determines whether a particular fault can be detected by TSPC testing" (Req. for Reconsideration, filed 2/3/05, p.5, paragraph 5).

